


**Electronics**  
**Prof. D C Dube**  
**Department of Physics,**  
**Indian Institute of Technology Delhi**

**Module No. 05**  
**Lecture No. 8**  
**FETS and MOSFETS**  
**CMOS Inverter (Contd.)**

(Refer Slide Time: 00:27)



We continue our discussion on CMOS circuits just to remind you CMOS is tends for complimentary MOSFET circuits. In complimentary MOSFET circuits in CMOS, we have Pmos and NMOS simultaneously, present on the chip these are very widely used circuit and the most advanced circuits are actually, CMOS circuits and there are two basic reasons for their popularity. One is that the power consumption is extremely low in CMOS circuits, this we will show that why the power dissipation. The power consumption is very small it is in fact, the lowest of all the known logics another reason is that switching is very fast then on the previous turn we said that is an example of CMOS circuit.

We take a inverter. A inverter circuit which is also called a not circuit and a inverter circuit is when input, it has only one input and one output. So, when the input is high the


output is low and when input is low, the output is high; that means, the input voltage is inverted that is why it is called inverter. Now, this was also said that why we are taking the inverter because inverter is basic for the digital electronics. The universal gates nor gate and nand gate these can be realized by the extension of inverter circuit. So, what is the CMOS inverter the circuit is this, this is Pmos, PMOSFETs and this is NMOS, NMOSFET.

And this is the d c supplied  $V_{dd}$  the input is obtained by connecting gates together for both the mos, MOSFETs and the output is taken by connecting both the drains, drain of Pmos and drain of a NMOS, they are connected together and from there the  $V_{out}$  is taken. Now, we also discuss that actually, Pmos requires a negative supply voltage that can be provided by giving a positive source voltage. So, that is with a way these N MOSFET and P MOSFETs are connected.

So, this source is connected to this supply plus terminal and this way we can get the we can bias both the MOSFETs by a single supply, then we obtained to equations one for the input, input voltage is what is the voltage here and that is we can write actually, that two equations which we got earlier this was  $V_i$  this is equal to  $V_{gsn}$  is tend for NMOS this is equal to  $V_{dd} - V_{sg}$  for P this is equation one. Input is equal to this voltage which is  $V_{gsn}$  and that is also equal to  $V_{dd} - V_{sgp}$  and the similarly, we can write for  $V_{out}$  this is  $V_{dsn}$  this is d, this is n, this is s.

So,  $V_{dn}$  for NMOS and which is equal to  $V_{dd} - V_{sd}$  for P and this we call equation 2 this 2 equations, we obtained the other day which are simple these are simple the expressions which you have already see that  $V_{out}$  will be this voltage.

(Refer Slide Time: 06:54)



(Refer Slide Time: 00:27)

Which is this and this is equal to this minus this. So, this two equations we will be using later also now, the two cases we can discuss and that two cases are case one, case one when input is low that is  $V_i$  is low. So, this is 0 volt. Now, you can see you will have to keep in mind this circuit, when this voltage is low; that means, this NMOS will be off because in this case  $V_{gsn}$  is equal to  $V_i$  which is 0 and so obviously, it is less than the threshold voltage required for the NMOS and hence therefore, NMOS is in off state is off and when the transistor is off; obviously, the drain current  $I_d$  in the NMOS.

So, we write  $I_{d,n}$  this is equal to 0 and then for Pmos, for Pmos this is NMOS is off, this mos is off. Now, let us find out when input is low what of out Pmos. So, for Pmos from equation one we get this is equation 1 from there we write  $V_{sgp}$  which will be equal to  $V_{dd}$  minus  $V_{gsn}$  this what we write. So,  $V_{sgp}$  is equal to  $V_{dd}$ ,  $V_{dd}$  minus  $V_{gsn}$  and  $V_{gsn}$  is  $V_i$ . So, this is equal to  $V_{dd}$  minus  $V_i$  and since  $V_i$  is 0. So, this is simply  $V_{sgp}$  this is at the potential  $V_{dd}$  and this is greater than the threshold voltage because of the way, it is connected the way we have connected the drain is here the source is here.

(Refer Slide Time: 10:49)

$I_{D,P} = I_{D,N}$   
That implies  $I_{D,P} = 0$   
So it puts PMOS in the linear  
ohmic region where  $I_{D,P(\text{ohmic})} = 0$ .

$$I_{D,P(\text{ohmic})} = K \left[ (V_{SG,P} + V_{T,P}) V_{SD,P} - \frac{V_{DS,P}^2}{2} \right]$$

Because  $V_{SG,P} = V_{DD} - \frac{V_{DS,P}}{2}$

$$I_{D,P(\text{ohmic})} = K \left[ (V_{DD} + V_{T,P}) V_{SD,P} - \frac{V_{DS,P}^2}{2} \right] = 0$$

NPTEL

So, when  $V_{sg}$  is equal to  $V_{dd}$  it is greater than  $V_t$  for P and therefore, Pmos this was one state NMOS was off and now therefore, Pmos is conducting; that means, it is on MOSFETs they are in series. So, that will imply that drain current in the Pmos should be equal to the drain current in the NMOS because both are in the series and that implies, that implies that  $I_{d,p}$  is equal to 0. Now, it is conducting, but the, but the drain is 0 and if you look at the drain characteristics this situation is just in the beginning of the ohmic linear region. So, it puts Pmos in the linear ohmic region, where  $I_{dp}$  ohmic is equal to 0.

(Refer Slide Time: 14:36)

It has the solution  
 $V_{SD,P} = 0$   
Substituting  $V_{SD,P} = 0$  in Eq (2),  
 $V_0 = V_{DD}$  (High)

Case 2: Input  $V_i$  is High:  $V_i = V_{DD}$   
 $V_{DD} > V_T$ ,  
NMOS — ON — and operates in the  
linear ohmic region.

NPTEL

And once we write the expression which, when we talked about the enhancement MOSFET then in ohmic region the drain current is given by certain expression. So, that we use here. So,  $I_{Dp}$  ohmic is equal to  $k$  the constant, the conductivity constant and this is  $V_{sgp}$  plus  $V_{tp}$  here proper sign of  $V_t$  has been used and  $V_{sd}$  for P minus  $V_{ds}$  for P square by 2 this is the equation and because  $V_{spvsg}$  for P is equal to  $V_{dd}$  here this was 0. So, this one  $V_{sgp}$  is equal to  $V_{dd}$  this is what we have written.

So, here we can replace this by  $V_{dd}$ . So,  $I_{Dp}$  ohmic becomes equal to  $k$   $V_{dd}$  plus  $V_t$  for  $V_{psg}$  for P minus  $V_{dsp}$  square by 2 this is, this is equal to 0 here. So, this we equate to 0. Then the solutions of this equation with this 0  $k$  is not 0 and other parameters are not 0 this will imply that it has the solution, it has the solution  $V_{spdp}$  is 0. Now, substituting this in equation two here  $V_{sdp}$  is 0 that will tell us, what will be the output in this equation.

So, substituting, substituting  $V_{sdp}$  equal to 0 in equation 2 we have  $V$  out equal to  $V_{dd}$  that is high. This is what we expect from the inverter in the inverter, when the input is high is input is low, the case under consideration then it results into high output and this is what we are getting. So, this is case one that completes and then we go for case two when input  $V_i$  is high, meaning  $V_i$  is  $V_{dd}$  we can see here also once, we say in the first case when input is low. So, this was off and this was conducting. So, what is the voltage, which you expect at output because this is conducting and this is off.

(Refer Slide Time: 18:07)

PMOS - is off for  $V_i = V_{DD}$ .

See from EV (1)

$$V_{sg,p} = V_{DD} - V_{gs,n} = V_{DD} - V_i$$

$$V_{sg,p} = V_{DD} - V_{DD} = 0$$

$$I_{D,n(\text{ohmic})} = I_{D,p(\text{off})} = 0$$

$$I_{D,n} = K_n \left( (V_{gs,n} + V_{tn}) V_{sd,n} - \frac{V_{td,n}^2}{2} \right)$$

Since  $V_{gs,n} = V_i = V_{DD}$

NPTEL

So obviously,  $V_0$  has to be equal to  $V_{DD}$  and this is what we are getting similarly, in this case when this is high input is high this will be conducting and once this is conducting very low impedance. So, then this output once it is conducting, this will be very close to 0 and this is what we are going to have. So, under this condition and  $V_i$  is  $V_{DD}$  then and  $V_{DD}$  is greater than  $V_t$ . So, in this case NMOS will be on and it operates, operates in the linear ohmic region, but Pmos let us see this is the state of the N mos, NMOS is conducting then what about the P mos, P mos we will see is cut off Pmos is off for  $V_i$  equal to  $V_{DD}$  and this we can see from equation one, which was  $V_{sgp}$  this is equal to  $V_{DD}$  minus  $V_{gsn}$  and  $G_{sn}$  is  $V_{gd}$  is  $V_i$  and  $V_i$  is  $V_{DD}$ .

(Refer Slide Time: 20:41)

$$I_{D,N} = K_N [(V_{DD} + V_{t,N}) V_{SD,N} - \frac{V_{SD,N}^2}{2}]$$

Solution: is, = 0


$$V_{SD,N} = 0 = V_{DS,N}$$

And  $V_0 = V_{DS,N} = 0$   
 $V_0 = 0$  (LOW)

So,  $V_{sgp}$  this is  $V_{DD}$  minus  $V_{DD}$  which is 0 therefore, therefore, this is off Pmos is off, but because of the fact that both are connected in series  $I_{dn}$  ohmic should be equal to  $I_{dp}$  off and this is equal to 0 and once we write the equation for the drain current for NMOS, as we did in the previous case. Here  $I_{dn}$  this is equal to  $k$  for  $N$  that was for the  $P$  previous time.

When we did and this is  $V_{gsn}$  plus  $V_{tn}$ ,  $V_{sdn}$  minus  $V_{sdn}$  square by two and since,  $V_{gsn}$  that is equal to input, which is  $V_{DD}$ . So, we replace this by  $V_{DD}$  and we get  $I_{dn}$  equal to  $k$  and  $V_{DD}$  plus  $V_{tn}$ ,  $V_{sdn}$  minus  $V_{sdn}$  square by 2 this is equal to 0. And the solution of this equation is solution is that  $V_{sdn}$  is equal to 0, this has to be 0 only then because other quantities are not 0.

(Refer Slide Time: 22:50)




So, we ascend is 0 and this is the same as  $v_{dsn}$  and what was output you will remember that output  $v_0$  was  $V_{dsn}$  and this is 0. So, output is low this is the working of CMOS. When the input, this input is low output is high and when input is high output is low, this is what we get here and that is how a CMOS the complimentary mos inverter works. We said that dissipation in the CMOS is least. Let us discuss that point power dissipation, power dissipation, power dissipation and power consumption are one and the same thing in electronics. Power dissipation in CMOS and why power consume is equal to power dissipated because in equilibrium whatever, power that transistor is dissipating.

That is the heat which is being generated by power consumed if for example, heat dissipation is less then temperature will go on increasing and finally, there will be a thermal runaway and the device will burn. So, always power consumption is same as power dissipation. So, now, we consider that why power dissipation in CMOS is least. There are two ways the power there are two types of dissipation one is static power dissipation and the other is dynamic power dissipation, dynamic power dissipation we take one by one. So, first we take is static power dissipation. Static power dissipation occurs, when these MOSFETs they have change states they have changed the states for example, from high output to low output or the visa versa.

(Refer Slide Time: 26:42)





So, the states have already changed. So, what is the power dissipation at in it that in that changed state that is called is static power dissipation. Now, we have seen that in when the state changes for example, from low when V out is low in this case Pmos was off and the drain current Id in the CMOS was 0. In fact, for the total drain current 0 was 0 in the CMOS and similarly, when it changes state the other way then, then the drain current was still 0 in either case this is off this is on, but drain current is 0 or when this is off this is on is still the drain current is 0. So, the is static power dissipation P d power dissipation, we write normally as P d is static and this is the drain current in the high output case.

This was 0 as we know and Id low output. In this case as well this was 0 and this is to be multiplied by Vdd by 2. So, currents being 0 so, P d is static is 0 because the drain current, when the states have already changed the drain currents as 0, but there are in practice, in practice leakage current of the order of ten to power minus eighteen amperes very small current they do exist, this is about static power dissipation.

Now, the dynamic, the dynamic power dissipation. Dynamic power dissipation we said above that when the MOSFETs have changed the states then the drain current is 0 and that give the static dissipation to be 0, but dynamic power dissipation occurs when, both these MOSFETs they are changing its states. During that transient period when the states are being changed from on to off or from off to on then for that short period, the current drain current flows in the CMOS and that accounts for the dynamic power dissipation I repeat that in the dynamic power dissipation.



When MOSFETs are changing its states from conducting to non conducting and non conducting to conducting then during that the small transient time, there is a drain current and that gives the dynamic power dissipation and it can be shown that  $P_d$  dynamic is equal to  $c_l \mu$  into  $V_{dd}$  square where  $c_l$  is the load capacitance at the output. What is the capacitance? All circuits have inherent capacitance associated with them.

So, the  $c_l$  is the load capacitance and  $\mu$  is the switching frequency, switching frequency and so, this is the dynamic loss and this is actually of the order of few tens of  $P_d$  dynamic, this is of the order of few tens of micro watts very small. So, the static dissipation is close to 0 and dynamic dissipation is of the order of few tens of micro watts per circuit per inverter for example, and that if we combine the two. We if the total power dissipation is extremely low and this is the logic this is I am repeating this statement that CMOS logic demonstrates least power losses. Now, this is about this module on MOSFETs and fets. Let us take few numerical examples.

(Refer Slide Time: 32:24)

Problem #1.  
n-JFET,  $I_{DSS} = 10 \text{ mA}$ ,  $V_p = -4 \text{ V}$   
 Calculate,  $I_D$ ,  
 (a)  $V_{GS} = 0$  (b)  $V_{GS} = -2 \text{ V}$  (c)  $V_{GS} = -4 \text{ V}$

Solution:

For JFET

$$I_D = I_{DSS} \left(1 - \frac{V_{GS}}{V_p}\right)^2$$

(a)  $V_{GS} = 0$ ,  $I_D = I_{DSS} = 10 \text{ mA}$

The diagram shows a cross-section of an n-JFET with a central n-channel and p-regions on either side. The gate is connected to the p-regions, and the drain and source are connected to the n-channel.

NPTEL

And then I will summarize, what we have done in this unit as a first example let us take problem 1 for an n junction field of a transistor, the device parameters are the source then source circuited current is the highest current in the n junction field, where transistor  $I_{DSS}$  this is ten milliamperes for the device and  $V_p$  the punch through voltage is minus four volts you remember the structure of junction field there is a drain there is a source and

the channel is implanted and when the gate is shorted to the source, then the drain current is the maximum. And when we operate this with a smaller voltages more negative voltages.

Then drain current falls. So, in this n junction field of a transistor the  $I_{DSS}$  is ten milliampere and punch through voltage is a four volts, then we have to calculate. Calculate the drain current  $I_D$  for different voltages between gate and source  $V_{GS}$  equal to 0 this is a part b, part  $V_{GS}$  minus 2 volt and then  $V_{GS}$  is minus 4 volts under these three conditions, we have to find out the drain current when these are the parameters available. Now, we talk about the solution; obviously, the that the device is working in the saturation region, where for JFET the drain current is given  $I_{DSS} (1 - V_{GS}/V_{P})^2$ .

(Refer Slide Time: 36:38)

(b)  $V_{GS} = -2V,$

$$I_D = 10mA \left(1 - \frac{(-2)}{(-4)}\right)^2$$

$$= 10mA \left(1 - \frac{1}{2}\right)^2$$

$$I_D = \underline{2.5mA}$$

(c)  $V_{GS} = -4V$

$$I_D = 10mA \left(1 - \frac{(-4)}{(-4)}\right)^2$$

$$= 10mA (1-1)^2$$


$$I_D = \underline{0}$$

This equation, we are suppose to use we have to find out  $I_D$  for various gate source voltages where  $I_{DSS}$  is given as ten milliamperere and let us first see part a when  $V_{GS}$  is 0. So, this term is 0 and this is  $I_D$  in this case the drain current is equal to  $I_{DSS}$  which is given as ten milliamperere and this is of course, understood it is well understood because the gate source voltage is 0 here, this is drain source and this is drain and this is the channel then the gate is shorted  $V_{GS}$  is made 0 that is the maximum current which flows in the device.

So, this is this then when  $V_{GS}$ , b part when  $V_{GS}$  is minus 2 volts in that case  $I_D$  again in the same expression, we put the value of  $I_{DSS}$  that is ten milliamperere into 1 minus the

voltage is minus 2 volts and this is minus 4 volts square and. So, this is equal to 10 milliampere  $1 - 1/2$  square, which gives this to be drain current is 2.5 milliampere. So, when the gate was shorted to source, the drain current was ten milliamperes and when it is given a voltage of minus 2 the drain current is reduced to 2.5 milliamps and case three and  $V_{GS}$  is equal to minus 4 volts. In this case the same expression  $I_D$ ,  $I_{DSS}$  is ten milli amperes here  $1 - \text{minus } 4 \text{ by } \text{minus } 4 \text{ square}$ .

(Refer Slide Time: 39:46)



So, this is  $0.1$  by  $1$ ,  $10$  milliamperes  $1 - 1$ . So, this is  $0$   $I_D$  is  $0$  this is also understood actually because for the device the pinch off voltage was  $4$  and this is that, where the current reduces to  $0$ . All these points you can see from the drain characteristics that when gate source voltage is  $0$ , maximum drain current for the  $n$  type JFET flows and when this is made negative  $V_{GS}$  is made negative current falls and when  $V_{GS}$  is made equal to  $V_p$  the magnitudes are same then the drain current reduced to  $0$ . So, this is the solution of the problem. let us another problem this is problem 2 there is a circuit which makes use of P-JFET and the circuit is this is  $R_D$  this is  $R_S$  this is  $R_G$  and this is minus  $V_{DD}$ .

Because it is P type junction field of a transistor and the current flows this way here. So, here what is available is that  $V_{DD}$  is  $12$  volts sign is provided here. So, it is actually minus  $12$  volts magnitude is  $12$  volts and the drain current  $I_{DSS}$  is  $8$  milliampere and punch through is  $4$  volts and  $I_D$  is  $4$  milliampere and  $V_{DS}$ . When the  $4$  milliampere

current flows  $V_{ds}$  this voltage here this is equal to  $I$  can show it here  $V_{ds}$ , this is equal to 8 volts we have to find out the values of these two resistors. Find values of resistors  $R_d$  and  $R_s$  this is the problem. Here this is the circuit and this is a P-JFET which has  $I_{dss}$  is 8 milliamperes and  $V_p$  has 4 volts in the circuit this battery is 12 volts.

(Refer Slide Time: 43:47)

Handwritten calculations on a grid background:

$$V_{GS} = 3.0V$$

$$R_s = \frac{|V_{GS}|}{I_D} = \frac{3.0V}{4 \times 10^{-3}A}$$

$$R_s = 750 \Omega$$

KVL at output:

$$V_{DS} = I_D (R_s + R_D) + V_{GS}$$

$$12 = 4 \times 10^{-3} (750 + R_D) + 8$$

$$R_D = 250 \Omega$$

NPTEL logo is visible in the bottom left corner of the image.

(Refer Slide Time: 32:24)

And the drain current of 4 milliamperes gives a voltage drop of 8 volts here. So, what is the value of these two resistors  $R_s$  and  $R_d$  that we have to find out. So, the solution of this we again, use the same equation the drain current is  $I_{dss} \left(1 - \frac{V_{gs}}{V_p}\right)^2$  and it is given that  $I_d$  is 4 milli amperes. So, 4 milli amperes  $I_{dss}$  is 8 milliamperes  $1 - \frac{V_{gs}}{V_p}$  is four and we can find out the value of the only unknown is  $V_{gs}$ . So, this milliamperes, this milliamperes is cancelled and is very simple calculation from here we get  $V_{gs}$  this is equal to 3 volts  $V_{gs}$ , this is 3 volts and you will remember that it say it say self bias circuit.

So, this 3 volts is to be provided by this resistor  $R_s$ . So, once we know  $V_{gs}$  is equal to 3 volts then we can get  $R_s$  resistor is equal to  $V_{gs} / I_d$ . The magnitude of  $V_{gs}$  by  $I_d$  that will give the value of resistance. So, this is three volts and  $I_d$  is 4 milliamperes; that means, minus 3 amperes this gives  $R_s$  equal to 750 ohms, we are find out the value of  $R_s$  and to find out the value of  $R_d$  this drain resistor, we have to apply the we have to sum up the voltages in the output circuit. Here we sum up the voltages and that will give KVL

kirchoff's voltage law at output, when we apply we get  $V_{dd}$  equal to  $I_d R_s + R_d + V_{ds}$  this is given twelve, twelve this is  $4 I_d$ 's 4 milliamps.

(Refer Slide Time: 47:05)

#3. E-MOSFET.

$V_{GS} = 6V$  &  $I_{D(ON)} = 60mA$ .

$V_T = 2V$ .

$I_D = ?$  at  $V_{GS} = 4V$ .

Solution:

$$k = \frac{I_{D(ON)}}{(V_{GS} - V_T)^2} = \frac{60mA}{(6-2)^2} = 3.75 \frac{mA}{V^2}$$

$$I_D = k (V_{GS} - V_T)^2$$

$$= 3.75 (4-2)^2 = 15mA$$


$I_D = 15mA$

NPTEL

So, minus 3 amperes into 750 ohms plus  $R_d$  plus this is 8 volts we solve for  $R_d$  and  $R_d$  comes out to be 250 ohms. This is the way we can find out the values of the two resistors  $R_s$  750 ohms and  $R_d$  is 250 ohms. Let us take one more example and let us take this that a EMOS, this is problem 3 E-MOSFET the data sheet is specifies  $V_{gs}$  as 6 volts and  $I_{d on}$  as 60 milliamperes  $V_t$  as 2 volts. Determine the drain current, drain current we have, we have to find out at  $V_{gs}$  equal to 4 volts . So, this is one example we are taking a MOSFET this is the data available on the data the manufacturers give with the data sheet.

And this is what the problem is drain current is to be determined at  $V_{gs}$  four volts. Now, the solution this data we can use to find out the constant  $k$  the conductivity constant, conductance constant of the device of the MOSFET this we discussed, when we were talking about the MOSFETs and this constant  $k$ . 1 of the ways we can get is through this data and this was given to be  $I_{d on}$   $V_{gs}$  minus  $V_t$  square. So, we substitute the values  $I_{d on}$  is given as 60 milliampere and this is given 6 volts this is 2 volts square and this gives 3.75 milliampere per root square this is the constant  $k$ .

(Refer Slide Time: 50:13)



And then for the E-MOS, the drain current  $I_D$  is given by  $I_D = k(V_{GS} - V_{th})^2$ . This was the expression that expresses the drain current in the saturation region. When we substitute the values this is 3.75 in milliamperes mind it, we are putting in milliamperes and this 4 volts 2 volts square, then this comes out to be 15 milli ampere. So,  $I_D$  is equal to 15 milliamperes this is what, we have we were suppose to determine. So, this was the problem on E-MOSFET and similarly, it can be on D-MOSFET and such expression can be used there to last example another this is on the amplifier common source amplifier last and fourth problem this is a common source CS amplifier.

This circuit is this, this is  $R_1$ ,  $R_2$  this is 800 k this is 200 k kilo ohms and this is  $R_D$  which is 4 k and  $R_L$  and this is 250 ohms and this is also bypassed and the output is taken here, this is the load of 8 k output is taken here and this is plus  $V_{DD}$  equal to 15 volts. So, here two things are to be determined this is the circuit where all parameters are known and we have to find out. What is input impedance and voltage gain voltage gain? First we draw the this is the input  $V_i$  and output is taken here first we have to draw the AC equivalent for that DC voltage source is have to be grounded and these coupling capacitors  $C_1$  and  $C_2$  are of sufficiently large value.

And they have to be taken as short at the frequency for which the amplifier is meant and this is bypass capacitor  $C$  that is also large and this will be shorted. So, we can draw a simple equivalent AC circuit, this is 8 k this is 4 k and this is all grounded this is the

equivalent circuit this is R 1 this is R 2 this is 800 k and this is 200 k. Now, first the input impedance, input impedance we are seeing in the equivalent circuit that they are coming in parallel and to this will be what is the impedance of the amplify of the device itself, then the input here. So, the input impedance of the amplifier is R 1 in parallel to R 2 in parallel with the  $Z_i$  of the device.

(Refer Slide Time: 54:42)

$$\begin{aligned}
 \text{b) } A_v &= g_m r_L \\
 r_L &= 4k \parallel 8k = 2.6k \\
 A_v &= 2.5 \times 10^{-3} \times 2.6 \times 10^3 \\
 \underline{A_v} &= \underline{6.5}
 \end{aligned}$$

(Refer Slide Time: 50:13)

This is for the FET which is very high and remember that in parallel combination very high resistance is can be neglected. So, this is actually R i simply R 1 in parallel with R 2 and this is 800 k parallel 200 k. So, this comes out to be 160 kilo ohms. This is the input impedance as we will measure here and then gain the g m was given for this actually, which i just forgot to write that g m for the device is given 2.5 milliamperes per volt and which is also written as a as a milimoles. So, part b the gain A v which is simply g m into R 1 effective load, effective load is the parallel combination of these two.

So, hence R 1 in the present case is 4 k and 8 k and that comes out to be 2.6 k. So, then A v becomes 2.5 into 10 to power minus 3 that is the value of g m and into 2.6 k. So, this is 6.5. The voltage gain for the common source amplifier is 6.5. So, these are the few typical examples which I took for the numerical problems that finishes our this unit. And here what we have done, we started with the junction field of a transistor, we gave how it



is constructed, what are, what is the structure of junction field of a transistor, how does it work, what are its I v characteristics, then we went for MOSFETs.

And MOSFETs the D-MOSFET depletion, MOSFETs, MOSFETs and enhancement MOSFET, depletion MOSFET can be used as indepletion mode as well as in enhancement mode and enhancement mode there is nochannel existing in the beginning, but the applied voltage at the gate creates the channel and enhancement mode then the, correct the we developed a model for the transistor.

Which is applicable for junction field of a transistors and for FET and also the we analyzed the three amplifiers common source amplifier is most widely used and common and drain is like emitter follower, which is used for matching purposes and then we took CMOS devices and we indicated that CMOS gives the lowest loses very high speed of a switch in and most advanced circuits are made in CMOS. So, this is this module is all about.